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An alternative multi-frequency inversion-charge pumping (MFICP) technique was developed to
directly separate the inversion charge density (Ninv) from the trapped charge density in high-k/
InGaAs metal-oxide-semiconductor field-effect transistors (MOSFETs). This approach relies on
the fitting of the frequency response of border traps, obtained from inversion-charge pumping
measurements performed over a wide range of frequencies at room temperature on a single
MOSFET, using a modified charge trapping model. The obtained model yielded the capture time
constant and density of border traps located at energy levels aligned with the InGaAs conduction
band. Moreover, the combination of MFICP and pulsed Id-Vg measurements enabled an accurate
effective mobility vs Ninv extraction and analysis. The data obtained using the MFICP approach are
consistent with the most recent reports on high-k/InGaAs.VC 2015 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4936313]
I. INTRODUCTION
InGaAs and related compound semiconductors have
become serious candidates for replacing strained Si in future
complementary metal-oxide-semiconductor device applica-
tions due to their remarkable electron mobility.1 In a metal-
oxide-semiconductor transistor (MOSFET), the effective
mobility (leff) is expressed as
2
lef f ¼
L
W
Id
q:Ninv:Vds
; (1)
where L/W is the channel length over width ratio, Id is the
drain current, q is the electron charge, Ninv is the inversion-
charge density, and Vds is the drain-to-source voltage. The
“standard” leff extraction method relies on the combination
of split capacitance vs voltage (C-V) and DC drain current vs
gate voltage (Id-Vg) measurements to provide the parameters
Ninv and Id/Vds, respectively. While this method enables
highly accurate mobility extraction in SiO2/Si MOSFETs, its
accuracy in emerging high-k/InGaAs devices with a rela-
tively high density of interface traps (Dit), combined with a
high density of near-interface oxide traps or “border traps”
(Dbt), is now questionable. In recent years, significant
research efforts were dedicated to solving this issue. For
instance, Ali et al. combined split C-V measurements per-
formed over a range of temperature (T) going from 292K to
35K with theoretical calculations in order to extract more
accurate Ninv and leff values,
3 while Taoka et al. proposed an
approach combining split C-V and Hall measurements to
study the impact of the traps aligned with the InGaAs con-
duction band on leff.
4,5 While both methods yielded impor-
tant results, access to a cryogenic probe station or a Hall
measurement setup (along with gated Hall structures) is not
always possible. We, therefore, developed a multi-frequency
inversion-charge pumping (MFICP) technique as an alterna-
tive approach to analyze the leff in high-k/InGaAs
MOSFETs. The MFICP technique represents an extension of
the ICP approach reported by Kerber et al. in Ref. 6 for Si
devices. Compared to the aforementioned leff vs Ninv extrac-
tion methods for high-k/InGaAs MOSFETs,3–5 the MFICP
provides several advantages. Indeed, the leff vs Ninv extrac-
tion with MFICP only requires measurements of a single
MOSFET at room temperature. Moreover, the analysis of the
frequency (f) response of border traps by MFICP not only
enables a direct separation of the inversion charge and the
trapped charge but also provides information about border
traps located at energy levels aligned with the InGaAs con-
duction band.
II. EXPERIMENTAL DETAILS
A. Process flow of Al2O3/In0.53Ga0.47As MOSFETs
The InGaAs MOSFETs used in this study were fabri-
cated using the process flow reported in Ref. 7. Briefly, the
devices featured a p-In0.53Ga0.47As channel with a nominal
doping of 4 1017/cm3. A (NH4)2S surface passivation was
performed before the formation of a 10-nm-thick Al2O3 gate
dielectric by atomic layer deposition.8 The source and drain
(S/D) areas were formed by ion implantation. The Pd gate
and the Au/Ge/Au/Ni/Au S/D metal contacts were obtained
by evaporation and lift-off. The devices received a forming
gas (H2/N2) anneal to improve the gate stack and the S/D
contact performance.7
B. Multi-frequency inversion-charge pumping method
The ICP/MFICP setup shown in Fig. 1(a) is similar to
that reported in Ref. 6. The S/D terminals are grounded. A
square pulse train of variable amplitude increasing from aa)Electronic mail: paul.hurley@tyndall.ie
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base voltage (Vbase), generally set to a value close to the flat-
band voltage (VFB), to a peak voltage (Vpeak) is applied to the
gate terminal. The total pumped charge density (NCP_SD) is
measured on the substrate terminal.
The geometrical and trapped charge components of
NCP_SD are, respectively, expressed as the first and second
terms of the equation9,10
NCP SD ¼ a:CinvðVg–VTÞ=q þ ðDit þ Dbt:DtbtÞ:DE; (2)
where a is the fraction of Ninv recombining in the substrate,
Cinv is the inversion capacitance, VT is the threshold voltage,
Dtbt is the oxide thickness over which the border traps are
probed, and DE is the energy interval swept by the Fermi
level when Vg increases from Vbase to Vpeak. It is noted that,
here, Dit refers to interface traps located at energy levels
aligned with the In0.53Ga0.47As bandgap, while Dbt refers to
border traps located at energy levels aligned with the
In0.53Ga0.47As conduction band.
The ICP method applied to devices featuring low Dit
and Dbt, such as SiO2/Si MOSFETs, enables a direct extrac-
tion of Ninv by simply maximizing the geometrical compo-
nent,11 through the use of long channel (L> 20lm) devices
in combination with fast (10 ns) pulse rise time (tr) and fall
time (tf).
6 Under such conditions, a quantity aNinv is forced
to recombine in the substrate and contribute to NCP_SD. A
correction for the quantity (1 a).Ninv, representing the sum
of the charge density lost by diffusion to the source (NS) and
to the drain (ND), is applied through the measurements of
NCP_S [Fig. 1(b)] and NCP_D [Fig. 1(c)]. Following the meas-
urements of NCP_SD, NCP_S, and NCP_D, a corrected pumped
charge density (NCP) equal to Ninv can be obtained using the
relationship:
NCP ¼ NCPS þ NCPD–NCPSD: (3)
However, for the case of devices featuring relatively
high Dit and Dbt, such as high-k/InGaAs MOSFETs, further
attention needs to be dedicated to the selection of the ICP
measurement parameters in order to not only maximize the
geometrical component, but also minimize the trapped
charge component.
In Section III C 1, we demonstrate that Vbase can be
raised in order to maintain most of the interface traps, having
energy levels located within the In0.53Ga0.47As bandgap to
be constantly occupied and, therefore, not contributing to
NCP. Similarly, in Section III C 2, we show that the duty
cycle (D) of the pulse train applied to the gate terminal can
be reduced to minimize the transient charging time (tcharge)
of border traps, maintaining most border traps constantly
unoccupied and, therefore, not contributing to NCP.
In our proposed MFICP approach, where ICP measure-
ments are performed over a wide range of f at a fixed D, a
modulation of the border trap response as a function of
tcharge¼D/f is observed. This enables the effective separa-
tion of the inversion charge from the trapped charge by fit-
ting the experimental NCP vs tcharge data using a charge
trapping model12 that we modified to account for Ninv
(Section III D).
III. RESULTS AND DISCUSSION
A. Interface trap density profile
Fig. 2 shows the Dit vs Vg profile obtained on our fabri-
cated Al2O3/In0.53Ga0.47As MOSFET using the high
(f¼ 1MHz)–low (f¼ 2 kHz) frequency C-V method13 and
the full-conductance method.14 It is noted that the Dit is
intentionally plotted against Vg (not against energy) in order
to identify the different Dit values for varying Vbase. The Dit
FIG. 1. Schematic representations of the ICP/MFICP setup used to extract
Ninv in long channel length (L> 20lm) high-k/InGaAs MOSFETs through
measurements of (a) NCP_SD, (b) NCP_S, and (c) NCP_D.
FIG. 2. Dit vs Vg profile obtained using the high (f¼ 1MHz)-low (f¼ 2 kHz)
frequency and full-conductance methods. The VT of 0.3V (Fig. 3) is used to
locate the In0.53Ga0.47As EC.
204107-2 Djara et al. J. Appl. Phys. 118, 204107 (2015)
vs Vg profile presents relatively high Dit levels (>5.5 1012/
cm2.eV) going towards the middle of the In0.53Ga0.47As
bandgap for Vg<0.75V. However, Dit values below
2.5 1012/cm2.eV are observed near the In0.53Ga0.47As con-
duction band edge (EC) for Vg¼0.3V to Vg¼VT¼ 0.3V
(VT is obtained by extrapolation in the linear region of the
up-trace of the single triangular pulse Id–Vg hysteresis shown
in Fig. 3).
B. Evidence of border trap response
Recent studies have indicated the presence of border traps
in high-k/InGaAs MOS structures using C-V,15–19 charge
pumping20 and high-frequency transconductance21 measure-
ments. Evidence of the presence of border traps can also be
observed in an Id-Vg characteristic, where it is manifest as a
hysteresis loop.22 A single triangular pulse Id-Vg hysteresis,
23
performed at Vds¼ 50mV and tr¼ tf¼ 500 ns, is shown in
Fig. 3. A positive VT shift of 200mV is observed on the
down trace, indicating electron trapping into border traps dur-
ing the measurement. From Fig. 3 (inset), it is also clear that
the electron trapping involves a significant Id degradation.
Indeed, the maximum Id (at Vg¼ 2.5V) increases from
14.5lA in the DC Id-Vg characteristic to 16lA in the pulsed
Id-Vg characteristic, which represents a 10% increase. This
clearly indicates that a pulsed Id–Vg measurement is required
to minimize Id degradation due to border traps and extract an
accurate leff.
C. Inversion-charge pumping and minimization of
trapped charge component
1. Base voltage and interface trap response
We found that the ICP measurement configuration where
VbaseVFB, initially developed in Ref. 6 for a SiO2/Si inter-
face with typical Dit< 10
11/cm2.eV (Refs. 24 and 25), was
not suitable for the studied Al2O3/In0.53Ga0.47As MOSFETs
due to the large Dit level observed towards the middle of the
In0.53Ga0.47As bandgap (Fig. 2). Indeed, in this configuration,
any interface trap with an energy level located within the
semiconductor bandgap can contribute to NCP and lead to an
overestimation of Ninv. We, therefore, propose to raise Vbase in
order to maintain most of the interface traps constantly occu-
pied during the ICP measurement and minimize the DitDE
contribution to NCP. This is demonstrated in Fig. 4(a) with
NCP measurements obtained for Vbase ranging from 0.9V to
0.3V and corrected for the charge density lost to the S/D
using (3). As Vbase is gradually raised to 0.3V, which corre-
sponds to the region of the Dit vs Vg profile where the Dit is
the lowest (Fig. 2), the NCP vs Vpeak curves shift downwards
along the y-axis until a point where NCP starts rising at Vpeak
close to VT. This indicates that the response of the majority of
the interface traps located within the In0.53Ga0.47As bandgap
is removed at Vbase¼0.3V.
A similar approach was used in Ref. 26, where split C-V
measurements were performed at a low T of 77K in order to
“freeze” the response of the interface traps located slightly
below the In0.53Ga0.47As EC and extract a more accurate Ninv.
We performed split C-V measurements over a wide range of T
going from 440K to 35K [Fig. 4(b)] in order to verify this
concept and demonstrate that varying Vbase in an ICP measure-
ment performed at T¼ 292K had a similar impact as varying
T in a split C-V measurement. From Fig. 4(b), where the Ntot,
which is defined here as Ntot¼Ninvþ (DitþDbtDtbt)DE, is
plotted against Vg, it is clear that the Ntot–Vg curves exhibit a
progressive reduction in Ntot magnitude as T reduces. The simi-
larity between the two trends observed in Figs. 4(a) and 4(b)
provides evidence to support the idea that raising Vbase reduces
the NCP contribution of interface states located in the upper
part of the In0.53Ga0.47As bandgap.
Having demonstrated the advantage of raising Vbase, we
also need to consider the issue associated with a higher Vbase.
Indeed, as Vbase is raised towards VT, the fraction (1 a) of
Ninv lost to the S/D increases and the correction applied to
FIG. 3. Single triangular pulse Id-Vg hysteresis and (inset) comparison of
DC and pulsed Id-Vg characteristics. The measurements were performed at
Vds¼ 50mV. For the single triangular pulse Id-Vg, tr¼ tf¼ 500 ns, while for
the pulsed Id-Vg, tr¼ tf¼ 10 ns, and f¼ 1MHz. A VT of 0.3V was extracted
from the up-trace of the single triangular pulse Id-Vg by extrapolation in the
linear region.
FIG. 4. (a) NCP vs Vpeak obtained from ICP performed on a 40 -lm-channel-
length device at f¼ 1MHz and D¼ 50% with Vbase ranging from0.3V to
0.9V. The Dit contribution to NCP reduces as Vbase is raised. The curves
“curl up” and deviate from the theoretical Cinv.(VgVt)/q curve. (inset)
Loss to S/D (1 a) vs Vpeak obtained for Vbase¼0.3V. (b) Ntot vs Vg
obtained by split C-V at f¼ 1MHz over a range of T going from 440K to
35K. The Dit contribution to Ntot reduces as T is reduced.
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NCP using (3) becomes larger. This is explained by the fact
that as Vbase increases, the barrier height of the space charge
region increases, impeding the recombination of the inver-
sion charge in the substrate and favouring its diffusion to the
S/D, in agreement with Ref. 11. However, from examination
of the inset of Fig. 4(a), it is evident that even with
Vbase¼0.3V, the fraction a of Ninv, which is not lost to the
S/D, is still 22% or greater. Consequently, it is possible to
select Vbase to minimise the DitDE contribution (of interface
traps at energy levels located within the In0.53Ga0.47As
bandgap) to NCP and still extract a correct Ninv. However, it
is important to note that the remaining DitDE contribution to
NCP sets the lower limit for accurate Ninv extraction where
DitDE is not negligible anymore compared to Ninv.
Going back to Fig. 4(a) and considering a theoretical
Cinv of 5.5 107 F/cm2, obtained for the Pd/Al2O3 (10 nm)/
In0.53Ga0.47As gate stack in our previous work,
27 we can
compare the measured NCP–Vpeak (Vbase¼0.3V) curve to a
theoretical Cinv.(Vg–VT)/q curve. From this comparison, it is
clear that the NCP–Vpeak curve “curls up” and significantly
deviates from Cinv.(Vg–VT)/q as Vpeak increases. This
“curling up” can be explained by the fact that the DE swept
by the Fermi level going from Vbase to Vpeak increases with
Vpeak. As a result, the DbtDtbtDE contribution to NCP also
increases with Vpeak, leading to the “curling up” observed in
the NCP–Vpeak curves. It is noted that this assumes an
increasing DbtDtbt with DE, in agreement with Refs. 4, 5,
and 27.
2. Transient charging time and border trap response
To minimize the DbtDtbtDE contribution to NCP in our
ICP measurements, we propose to reduce tcharge by reducing
D and keeping f¼ 1MHz. It is noted that this approach is
based on the premise that, since border traps capture elec-
trons from the inversion layer (Fig. 3), the time to charge a
border trap must be larger than that required to form the
inversion layer. The impact of D (tcharge) on NCP is presented
in Fig. 5, where D (tcharge) is gradually reduced from 50%
(500 ns) to 5% (50 ns). The “curling up,” attributed to the
DbtDtbtDE contribution, gradually reduces as D reduces. At
D¼ 5%, the NCP–Vpeak curve nearly matches the theoretical
Cinv.(Vg–VT)/q curve and the “curling up” disappears, clearly
indicating that the DbtDtbtDE contribution to NCP is
minimized.
D. Multi-frequency inversion-charge pumping for
trapped charge and inversion charge separation
Fig. 6 shows MFICP measurements performed for f
increasing from 10 kHz to 2MHz with D¼ 50%. It is noted
that NCP is plotted against f on the top x-axis and against
tcharge on the bottom x-axis (as D¼ 50%, tcharge¼ 0.5/f). NCP
increases as f reduces and a clear Ncp saturation is reached for
f 100 kHz (tcharge 5ls), indicating a full border trap
response in that f range. In the high f region, however, no NCP
saturation is observed. This suggests that some border traps
still respond at f> 2MHz. This result is in line with the work
reported in Ref. 21, where evidence of “fast” border traps
responding to f> 1GHz is demonstrated. Unfortunately, the
GHz frequency range is not accessible with MFICP. Indeed,
considering the model for the recombination of the electrons
of the inversion layer with the holes of the p-type substrate
Ninv tð Þ ¼ Ninv 0ð Þexp  tse
 
; (4)
and an electron lifetime (se) of 30 ns for a p-In0.53Ga0.47As
doping of 4 1017/cm3,28 we calculated that a channel with
Ninv¼ 1011/cm2, 1012/cm2, and 1013/cm2 would be effectively
depleted (Ninv< 10
9/cm2) in approximately 130 ns, 210 ns,
and 270 ns, respectively. This indicates that it is not possible
to perform ICP measurements at f> 2MHz and D¼ 50% as
the transient discharge time [tdischarge¼ (1D)/f] becomes
FIG. 5. NCP vs Vpeak obtained from ICP performed on a 40-lm-channel-
length device at f¼ 1MHz and Vbase¼0.3V with D (tcharge) varied from
50% (500 ns) to 5% (50 ns). The ICP curve at D¼ 5% nearly matches the
theoretical Cinv(VgVT)/q curve. Note: the MFICP data obtained from
Section III D are also shown to highlight the consistency between the ICP
and MFICP methods.
FIG. 6. NCP plotted against f on the top x-axis and against tcharge¼ 1/(2.f)
on the bottom x-axis. The symbols show the experimental data obtained
from the measurements performed on a 40-lm-channel -length device with
Vbase¼0.3 V and D¼ 50%. The Vpeak was varied from 0V to 2V. The
lines represent the fitting of the data with the proposed charge trapping
model (4).
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too short to allow the full Ninv recombination, leading to an
underestimation of Ninv. However, the use of a model to
describe the variation of NCP with f (or tcharge) can be
employed to predict Ninv and extract border trap distribution
parameters for each value of Vpeak
NCP ¼ Ninv þ Dbt:Dtbt:DE:½1– expð–ðtcharge=sÞbÞ; (5)
where s is the capture time constant, and b is the distribution
factor of capture cross section (r). This model is similar to
the one reported in Ref. 12, but includes Ninv and assumes
negligible DitDE contribution to NCP owing to an appropri-
ate Vbase selection.
The s, b, DbtDtbtDE, and Ninv values obtained from the
fitting without manual intervention of the multi-frequency NCP
vs tcharge data (Fig. 6) using (5) are summarized in Table I.
Adjusted R2 values ranging from 0.964 to 0.997 were obtained,
indicating a good fit of the model to the experimental data. As
Vpeak increases from 0V to 2V, a decrease in s from 1.7ls to
1.0ls is observed, consistent with an electron distribution
located closer to the Al2O3/In0.53Ga0.47As interface at higher
Vpeak. These s values are consistent with the values reported in
Refs. 3, 29, and 30 for traps located at energy levels aligned
with the In0.53Ga0.47As conduction band. In the charge trapping
model, the distribution factor b, which represents the distribu-
tion width of r, can range between 1.0 and 0. A b value of 1.0
corresponds to a discrete r, while values approaching 0 indi-
cate very wide distributions of r. The fact that our experimen-
tal data are best fitted with b¼ 1.0 indicates a discrete r. This
also suggests that the border traps are located in a plane near
the Al2O3/In0.53Ga0.47As interface and are not distributed
throughout the oxide thickness, in line with Ref. 19. Moreover,
it is possible to estimate r using
r ¼ 1=ðN:vth:sÞ; (6)
where N is the volume inversion density and vth is the elec-
tron thermal velocity. For this demonstration, r is calculated
for Vpeak¼ 2V, corresponding to the case where the device
is in strong accumulation. Using a self-consistent Poisson-
Schr€odinger solver, we calculated an inversion layer thick-
ness (tinv) of 14 nm for Ninv¼ 5.7 1012/cm2 (Table I), yield-
ing N¼Ninv/tinv¼ 4.1 1018/cm3. With N¼ 4.1 1018/cm3,
vth¼ 5.5 107cm/s (Ref. 15), and s 1.0 ls (Table I), we
obtain r 5 1021 cm2. This r is more than four orders of
magnitude smaller than the values typically reported for
interface traps in the high-k/InGaAs system.15,20,31 This ob-
servation is in line with Ref. 32, which brings further evi-
dence of a charge trapping process involving tunnelling into
border traps. A distance (x) for the spatial location of the bor-
der traps relative to the In0.53Ga0.47As interface can be esti-
mated using the relationship33
x ¼ k lnðt=sÞ; (7)
where k is the attenuation coefficient and t is the tunnelling
time. Assuming a k value within the typical range of
9.8 109–1.25 108 cm reported for the Al2O3/
In0.53Ga0.47As interface
16–18,21,30 and considering that NCP
saturation is reached at t 5 ls (Fig. 6), we obtain a distance
x of about 1.6–2.1 A˚ from the interface. This range of values
is in agreement with other studies of border traps in the
high-k/InGaAs system.18,21,34
It is noted that the discussion of the DbtDtbtDE data
relies on the energy vs gate bias and trap density vs energy
profiles obtained from a previous C-V study that we per-
formed on the same set of devices as that used in this
study.27 Moreover, since Dtbt cannot be obtained from our
ICP-based approach, a value of 2 A˚ is assumed from Ref.
21. This assumption is in agreement with the extracted b
value of 1.0 (Table I) suggesting a discrete r. Therefore,
considering from our previous work27 that an energy range
of 0.8 eV is swept when Vg goes from Vbase¼0.3V to
Vpeak¼ 2V and assuming Dtbt 2 A˚ (Ref. 21), a DbtDtbtDE
of 7.8 1012/cm2 (Table I) equates to a Dbt of 4.9 1020/
cm3.eV. This estimated value is comparable to the peak Dbt
value of 1.6 1021/cm3.eV reported in Ref. 21. Furthermore,
the integration of our trap density vs energy profile across a
DE of ECþ 0.05 eV to ECþ 0.35 eV corresponding to a Vg of
0.5V–2V yields a trap density of 4.4 1012/cm2. This value
is in excellent agreement with the value of 4.9 1012/cm2
obtained by subtracting the DbtDtbtDE values obtained
using the MFICP method for Vpeak¼ 2V and 0.5V (Table I).
This excellent agreement shows further evidence of the
validity of our proposed MFICP technique for trapped charge
and inversion charge separation. Moreover, the negligible
Ninv value at Vpeak¼ 0V is consistent with a VT of 0.3V
(Fig. 3). As Vpeak increases from 0.5V to 2V, Ninv increases
from 7.0 1011 to 5.7 1012/cm2. These Ninv values are
slightly lower than those obtained using ICP with f¼ 1MHz
and D¼ 5% (Fig. 5), confirming the presence of “fast” bor-
der traps responding in less than 50 ns, in line with Ref. 21.
Furthermore, it is important to note that the Ninv values
obtained from MFICP are in excellent agreement with
reported Ninv values obtained at the same gate overdrive
using Hall measurements performed on similar Al2O3/
In0.53Ga0.47As MOSFETs featuring sulfur passivation of the
In0.53Ga0.47As interface and Al2O3 thicknesses of 6 nm and
8 nm.4,5
E. Effective mobility extraction and analysis
The effective separation of the inversion charge and the
trapped charge allows for a more accurate determination of
leff. This is shown in Fig. 7(a), where the leff values,
extracted from the ICP (Fig. 5) and MFICP (Fig. 6) methods
both combined with a pulsed Id-Vg measurement [Fig. 3
(inset)], are compared. The ICP data indicate that, as D
reduces from 50% to 5%, the peak leff increases in
TABLE I. Model parameters s, b, DbtDtbtDE, and Ninv fitted without man-
ual intervention over a range of Vpeak going from 0 V to 2 V. The adjusted
R2 values indicate the quality of each fit.
Vpeak (V) 0 0.5 1 1.5 2
s (ls) 1.7 1.2 1.2 1.1 1.0
b 1.0 1.0 1.0 1.0 1.0
DbtDtbtDE (1012/cm2) 1.4 2.9 4.6 6.3 7.8
Ninv (10
12/cm2) 0.1 0.7 1.9 3.5 5.7
Adjusted R2 0.997 0.991 0.984 0.964 0.991
204107-5 Djara et al. J. Appl. Phys. 118, 204107 (2015)
magnitude and its position shifts towards lower Ninv values.
This arises from the reduction of the trapped charge compo-
nent of NCP with lower D, yielding a better estimation of
Ninv. However, as MFICP enables the complete removal of
the trapped charge component of NCP, Ninv is not overesti-
mated and a more accurate leff vs Ninv is obtained.
The leff obtained with MFICP reaches 2850 cm
2/V.s at
Ninv¼ 7 1011/cm2. It is noted that peak leff values ranging
from 2000 to 3000 cm2/V.s were reported for high-k/
In0.53Ga0.47As devices following correction for traps
aligned with the In0.53Ga0.47As conduction band.
3,26,35–37 A
strong Ninv dependence is observed as leff rapidly drops
from 2850 cm2/V.s at Ninv¼ 7 1011/cm2 to 600 cm2/V.s at
Ninv¼ 1 1013/cm2. This suggests a leff dominated by sur-
face roughness, in agreement with Refs. 26, 35, 37, and 38.
This is also confirmed by the lack of temperature depend-
ence in the Ninv > 5 1012/cm2 region of the leff curve [Fig.
7(b)], extracted from split C-V (f¼ 1MHz) and DC Id–Vg
measurements performed over a range of T going from
292K to 35K (not shown). However, while an increase in
leff is observed for Ninv< 5 1012/cm2 as T reduces, con-
sistent with Ref. 26, it is very clear that some of the trapped
charge cannot be “frozen out” with low T, which confirms
the presence of a temperature-independent charge trapping
process involving tunnelling into border traps.
Consequently, the peak leff extracted from low-T split C-V
remains lower than that extracted with the ICP (D¼ 5%)
and MFICP methods. This brings further evidence of the
relevance of our proposed MFICP approach and highlights
the limitation of the split C-V technique for accurate leff vs
Ninv extraction in high-k/InGaAs MOSFETs featuring rela-
tively large Dbt.
IV. CONCLUSIONS
We successfully demonstrated the separation of the
inversion charge and the trapped charge in high-k/InGaAs
MOSFETs using our proposed MFICP technique. This
approach offers the advantage of only requiring
measurements performed at room temperature on a single
long-channel MOSFET. The obtained values for the border
trap capture time constant, capture cross section, spatial
location, and density were all in line with the most recent
literature values, confirming the validity of the technique.
Finally, the comparison of the leff vs Ninv extracted from
the MFICP and split C-V techniques highlighted the limita-
tion of the split C-V approach for high-k/InGaAs MOSFETs
featuring relatively large Dbt.
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